et al., the authors demonstrate a phase switching algorithm for improving the performances of an Arbitrary Waveform Generator (AWG). The technique allows the use of a low-cost tester resource to test Intermodulation Distortion (IMD) with a higher dynamic range than what was previously possible. The second paper by Sarson et al. proposes a method for measuring group delay of frequency downconverter devices using a chirped RF modulated signal. The group delay test is implemented based on base-band domain analysis. Group delay measurements in an RF mixer and pre/post down convert RF/IF filters are demonstrated. The third paper by Li et al. deals with non-linearity issues and linear distortion produced by RF power amplifiers (PAs). An inverse autoregressive moving-average (ARMA) model is proposed to linearize the RF PAs based on a method of digital predistortion (DPD). The proposed model is applied to several typical protocols in the Internet of Things (IoT) applications including Bluetooth, Wi-Fi, and LTE-M. The fourth paper by Malloug et al. develops new harmonic cancellation strategies with the goal of simplifying the practical on-chip implementation of the scaling weights in accurate sinusoidal signal generators, which are usually a key limiting factor for the effectiveness of the harmonic cancellation. The feasibility of the proposed harmonic cancellation strategies is demonstrated with statistical behavioral simulation of a sinusoidal signal generator. In the fifth paper by David-Grignot et al., the authors present an analytic study of various potential digital-based solutions for on-chip sinewave signal generation in the context of biosensor and BIST applications. The authors show that the technique based on setting the phase shifts and various amplitude values of the square-wave signals is the most efficient approach and they propose a method for selecting the optimal squarewave signal parameters to cancel low-order harmonics of the generated signal.
The next two papers focus on hardware security. The sixth paper, by Naija et al., proposes a new full-fledged high frequency tag architecture in Radio Frequency IDentification (RFID) devices for enhancing the safety features in mutual authentication protocol. The implementation is achieved using a Field-Programmable Gate Array (FPGA) platform. Security analysis against various attacks including electromagnetic/desynchronization attack is shown. The hardware implementation of these security enhancement techniques shows a low overhead as compared to previous solutions. Hardware Trojan detection problem is tackled in the seventh paper by Zhang et al. In particular, a golden-free detection method for detecting hardware Trojans in processors is proposed by exploiting the bit power consistency. The methodology is successfully demonstrated on an FPGA chip with inserted hardware Trojans.
Alternate test in analog/RF circuits and its BIST implementations are discussed in the next three papers. The eighth paper, by Lee et al., proposes a time-domain digital intensive built-in tester for analog circuits. The tester allows characterizations of AC response and DC gain for various analog circuits having a low-pass frequency characteristic. The tester was fabricated in 65 nm standard CMOS process with small area overhead of 0.026 mm 2 . The ninth paper, by Ahcene et al., proposes a new technique for overcoming the need of generating a large set of Monte Carlo samples to accurately estimate Test Escape (TE) and Yield Loss (YL) in analog/RF alternate test applications. The approach only requires a small number of simulations to determine the region separating the process parameters generating pass and fail circuits based on machine learning classifiers. The tenth paper, by Huang et al., proposes an onchip implementation of the learning modules in analog/RF BIST for alternate test applications. The authors show that model refinement and dynamic adaption of the BIST structure can be realized in real time using the proposed on-chip implementation. Effectiveness of the approach is demonstrated using an RF Low Noise Amplifier (LNA) and its BIST implementation.
Finally, reliability analysis for state-of-the-art devices are discussed in the last two papers. The eleventh paper by Dibaj et al. deals with Gate Oxide Short (GOS) defect in Fin Field Effect Transistors (FinFETs), which is one of the dominant defects that has significant impact on circuit reliability. A GOS defect model for FinFETs is presented by introducing the defect as a pinhole in the gate oxide of a triangular fin shape structure. The model is demonstrated by 3D Sentaurus TCAD simulation for circuit-level fault modeling to generate more realistic test patterns. Reliability testing of 3D-printed electromechanical scanning devices is presented in the twelfth paper by Ferhanoglu et al. Reliability tests and analysis of 3D-printed actuators are performed by monitoring the deviations in the fundamental mechanical resonance, scan-line, and the quality factor. A total of 9 scanning devices having 10 mm × 10 mm die size are tested for analyzing deviations in the selected test parameters.
